Abstract—Static random access memories (SRAMs) are key in electronic systems. They are used not only as standalone devices, but also embedded in application specific integrated circuits. One key challenge for memories is their susceptibility to radiation-induced soft errors that change the value of memory cells. Error correction codes (ECCs) are commonly used to ensure correct data despite soft errors effects in semiconductor memories. Single error correction/double error detection (SEC-DED) codes have been traditionally the preferred choice for data protection in SRAMs. During the last decade, the percentage of errors that affect more than one memory cell has increased substantially, mainly due to multiple cell upsets (MCUs) caused by radiation. The bits affected by these errors are physically close. To mitigate their effects, ECCs that correct single errors and double adjacent errors have been proposed. These codes, known as single error correction/double adjacent error correction (SEC-DAEC), require the same number of parity bits as traditional SEC-DED codes and a moderate increase in the decoder complexity. However, MCUs are not limited to double adjacent errors, because they affect more bits as technology scales. In this brief, new codes that can correct triple adjacent errors and 3-bit burst errors are presented. They have been implemented using a 45-nm library and compared with previous proposals, showing that our codes have better error protection with a moderate overhead and low redundancy.

Index Terms—Burst error correction codes (ECCs), EECs, memory, SEC-DAEC, SEC-DAEC-TAEC, single error correction double error detection (SEC-DED).

I. INTRODUCTION

Static random access memories (SRAMs) are an important component in most electronic systems. They are also commonly embedded into application specific integrated circuits and account for a significant portion of the circuit area. The importance of embedded memories is also expected to increase in the near future [1]. This widespread use makes the reliability of SRAM memories critical to ensure reliable electronic systems. One of the challenges for memories is radiation-induced soft errors [2]. Soft errors change the value stored in one or more memory cells and can lead to data corruption and system failure. In older technology nodes, most soft errors affected only one memory cell. However, as technology scaled, multiple cell upsets (MCUs) have become more common and are a significant percentage of the errors in current technology nodes [3].

Manuscript received March 29, 2014; revised July 28, 2014; accepted September 4, 2014. Date of publication October 2, 2014; date of current version September 23, 2015. This work was supported in part by the Universitat Politècnica de València, Valencia, Spain, through the DesTT Research Project under Grant SP20120806; in part by the Spanish Ministry of Science and Education under Project AYA-2009-15300-C03; in part by the Arenes Research Project under Grant TIN2012-38308-C02-01; and in part by the Research Project entitiled Manufacturable and Dependable Multicore Architectures at Nanoscale within the framework of COST ICT Action under Grant 1103.

L.-J. Saiz-Adalid and P. Gil are with the Instituto de Aplicaciones de las Tecnologías de la Información y de las Comunicaciones Avanzadas, Universitat Politècnica de València, Valencia 46021, Spain (e-mail: ljsaiz@itaca.upv.es; pgil@itaca.upv.es).

P. Reviriego and J. A. Maestro are with the Universidad Antonio de Nebrija, Madrid 28040, Spain (e-mail: prevrie@nebrija.es; jmaestro@nebrija.es).

S. Pontarelli is with the Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome 00133, Italy (e-mail: pontarelli@ing.uniroma2.it).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TVLSI.2014.2357476


Fig. 1. Ratio of length for MCU events [10].

Error correction codes (ECCs) are widely used to protect memories from soft errors [4]. Single error correction-double error detection (SEC-DED) codes can be used when only single bit errors need to be corrected [5]. This was the case for old technologies but also for advanced technology nodes when sufficient interleaving distance is used. Interleaving ensures that an MCU affects cells that belong to different words by placing the memory cells of the same word physically apart [6]. Its effectiveness is based on the observation that the cells affected by a soft error event are physically close and located in the area affected by the impact of the radiation particle [7]. The use of interleaving has implications for the memory design and can impact area and delay [8]. The routing is more complex, and power consumption is increased. Interleaving cannot always be used in small memories nor can be practically applied to content addressable memories. It also impacts the aspect ratio, which can be an issue for embedded memories [9], [10].

When interleaving is not a good option, ECCs that correct multiple nearby bit errors can be used. The simplest codes (SEC-Double Adjacent Error Correction (DAEC)) correct double adjacent errors in addition to single bit errors. They can be implemented with the same number of parity check bits as SEC-DED codes and with a moderate increase in the decoder complexity [8]. Several SEC-DAEC codes have been proposed recently to protect memories [8], [9], [11], [12]. One issue with most SEC-DAEC codes is that double nonadjacent errors can be mistaken for a correctable error causing an erroneous correction. Therefore, they cannot guarantee the detection of double random errors and are not DED codes as SEC-DED codes. However, the codes can be extended to ensure that this does not occur in general or for error patterns that affect nearby bits but are not double adjacent. This has been explored in [9], [12], and [13] and in some cases requires additional parity check bits.

Measurements from 65 to 45 nm SRAMs are reported in [10]. As can be observed in Fig. 1, although most MCUs have a length of 2, there is a nonnegligible percentage of faults affecting three adjacent bits, and it is expected to grow as technology scales. Similar results are presented in [14]. This means that SEC-DAEC codes may no longer be effective to correct soft errors. The next step is to design codes that can correct multiple adjacent errors [15]–[17].

As stated above, double and triple adjacent errors are the most common patterns for multiple errors. However, 3-bit burst errors are...
also possible. A burst error is a group of adjacent bits where, at least, the first and last bits are in error. So, double almost adjacent errors (2 bits in error separated by a right bit) must be studied. For a better understanding, Fig. 2 shows how a high-energy particle strike of the same size (the balls) may provoke single or MCUs depending on the size of the memory cells (the prisms). It is noticeable that, although the fault affects several bits [3 bits in the case shown in Fig. 2(b)], not all of them become in error [16]. Consider that a high-energy particle forces a high logic level in the affected memory cells, for example. The stored bits only become in error if the value previously stored was a low logic level. In other words, an MCU affecting 3 bits could manifest as a triple adjacent error, but also as a double almost adjacent error, double adjacent error, double error or even it could not cause error.

Thus, SEC-DAEC-TAEC (triple adjacent error correction) codes and 3-bit burst ECCs would be useful. These codes have been explored in [17] for data words of 16 bits. In that case, an additional parity check bit was required compared with a SEC-DED code. The decoding complexity is also larger than that for SEC-DED or SEC-DAEC codes as more syndromes have to be checked for error detection. More powerful codes are presented in [16], combining double error and burst error correction for data words of up to 24 bits, but at the cost of a high redundancy.

In this brief, the design of SEC-DAEC-TAEC and 3-bit burst ECCs for different data word lengths is considered. In particular, codes for 16, 32, and 64 data bits are presented. Two optimization criteria have been used to select the codes: 1) the minimizing the total number of ones in the parity check matrix or 2) the maximum number of ones in its rows. The first criterion is commonly used to minimize the decoder complexity while the second is used to optimize its speed [8]. The parity check matrices for all the proposed codes are provided. These results can be useful to designers that need to deal with multiple bit errors in SRAM memories.

In addition, the encoders and decoders for these codes have been modeled in hardware description language (HDL), synthesized for a 45-nm library [18], and compared with other existing proposals. The results show that our codes offer better coverage, with the same redundancy (for SEC-DAEC-TAEC codes) or only 1 bit more (for 3-bit burst error correction) than SEC-DED or SEC-DAEC codes. Furthermore, the results show that the proposed codes can be efficiently implemented and require only a moderate area and latency overhead versus existing SEC-DAEC codes.

The rest of this brief is organized as follows. In Section II, the procedure used to design the codes is briefly described. The SEC-DAEC-TAEC and 3-bit burst ECCs are presented in Section III. Section IV performs a comparison with some of the previous SEC-DAEC codes. Finally, the conclusion is summarized in Section V.

II. CODE DESIGN TECHNIQUE

The process used to design the codes is based on formulating the problem as a Boolean satisfiability problem. An algorithm developed by the authors is used to solve it and to obtain a parity check matrix, which defines the code to be designed. Although a detailed explanation of the methodology (which can be found in [19]) is out of the scope of this brief, it is briefly summarized in the following. A syndrome-based decoding [20] is assumed for the codes as has been done for the existing SEC-DAEC codes.

After determining the values of and for the code to be designed (where is the length of the original data word and is the length of the final encoded word), the first step is the selection of error patterns to be corrected. In this case, the SEC feature is represented with error vectors (..., 1, ..., 1), error vectors for DAEC shows the pattern (..., 11, ..., 1), for DAAEC (...101,...), and for TAEC (...111,...), where the dots represents zero or more 0s (correct bits) and the 1s are the bits in error.

The next step is to find the parity check matrix that satisfies the following conditions, where is the set of error vectors to be corrected, and is the set of error vectors to be detected:

\[ H \cdot e_i^f \neq H \cdot e_j^f \quad \forall e_i, e_j \in E_+ | e_i \neq e_j \]  

\[ H \cdot e_i^f \neq H \cdot e_j^f \quad \forall e_i \in E_\Delta, e_j \in E_+ \]  

To find the matrix, a recursive backtracking algorithm is used. It checks partial matrices and adds a new column only if the previous matrix satisfies the requirements. In this way, the algorithm starts with a partial matrix, with rows and only one column. New columns are added and the new partial matrices are checked recursively. Both the initial and the added columns must be nonzero, so there are combinations for each column. A detailed explanation of this algorithm can be found in [19].

The complete execution of the algorithm is commonly unfeasible. Nevertheless, the first solutions are usually found quickly, if the code exists. The algorithm may choose better solutions according to different optimization criteria, but finding the best solution requires finishing the process. In this brief, two criteria have been used.

1) Smallest Hamming Weight of : This solution commonly offers circuits with the lowest number of logic gates in a hardware implementation of the encoder and syndrome computation.

2) Smallest Hamming Weight of the Heaviest Row of : The logic depth of each parity or syndrome bit generator depends on the Hamming weight of the associated row. The heaviest row is a factor for the maximum speed of the encoder and the decoder circuits.

Once selected the matrix, it is easy to determine the logic equations to calculate each parity and syndrome bit, and the syndrome lookup table. They are required for the encoder and decoder implementation. An example is also included in [19].

III. PROPOSED CODES

As discussed in Section I, the objective is to design SEC-DAEC-TAEC and 3-bit burst ECCs for data word sizes more commonly used in memories. As in [8], words of 16, 32, and 64 data bits are considered. So, these will be the values for for each code. Since for each word size there are many possible codes and parity check matrices, the algorithm tries to optimize the code in two ways, as mentioned before. One of the optimizations tries to reduce the total number of ones in the parity check matrix as this reduces the decoder complexity [8]. The other optimization criterion tries to reduce the maximum number of ones in the rows of the parity check matrix. This in turn reduces the decoder delay [8].

For word length of , a SEC-DAEC-TAEC code has to identify and correct \( n + n_1 = n + n_2 = 3n + 3 \) error patterns and a 3-bit burst ECC \( n + n_1 = n + n_2 = 4n - 5 \) error patterns. This means that the number of different syndromes has to be larger than \( 3n - 3 \) in the first case and larger than \( 4n - 5 \) in the second, which in turn means that the number of parity check bits \( n - k \) should be such
that \(2^{n-k} > 3n - 3\) and \(2^{n-k} < 4n - 5\), respectively. It is important to note that these conditions are necessary but not sufficient: the lowest value of \(n\) meeting the above conditions minimizes the code redundancy, but it does not guarantee the existence of a code with the required features. If it does not exist, the alternatives are to increase the number of parity bits (i.e., increasing \(n\), as \(k\) is commonly a value fixed by design) or to reduce the number of error patterns to be corrected.

The described optimization algorithm has been used to design the codes by setting \(n\) to the lowest value that met the previous inequalities. As stated above, if no solution is found, \(n\) can be increased by one until valid codes are obtained. The optimization algorithm has been stopped after a practical execution time (about 1 week). Therefore, the codes presented may not be the optimum ones but any difference in terms of number of ones should be small. The parity check matrices \(H\) of the 3-bit burst ECCs obtained are given in Figs. 3–8.

A particular case is the (22,16) SEC-DAEC-quasi-TAEC code. Using our methodology, no code with these features has been found. Although the number of syndromes available \((2^{22} - 1) = 63\) is just enough to fit the errors to be corrected \((3 \cdot 22 - 3 = 63)\), no solution was found after long executions of the algorithm using different configurations. This can be due to the fact that no spare syndromes are available and therefore the error patterns to be corrected have to match perfectly to the syndromes. As stated above, although the values of \(n\) and \(k\) meet the inequality \(2^{n-k} > 3n - 3\), this is not a sufficient condition, at least from our search results. If an increase in the redundancy (using higher values of \(n\)) is not desired, the solution to find a code is to reduce the number of error patterns to be corrected. In this case, we...
### IV. Evaluation and Comparison

The proposed codes have been compared with the SEC-DAEC codes presented in [8] and to the 3-bit burst ECC presented in [17]. The encoders and decoders have been modeled in HDL and synthesized for a 45-nm library [18]. They have been synthesized twice, optimizing area and delay, respectively.

The results for each configuration are summarized in Table I, where three groups of columns are distinguished. In the first part (redundancy and complexity), it can be observed that the new 3-bit burst ECCs require one more parity bit than SEC-DAEC codes, whereas the proposed SEC-DAEC-TAEC codes can be implemented with the same number of parity bits as SEC-DAEC codes. This is an interesting result as TAEC can be implemented without increasing the memory bit width.

In the same part, Hamming weights are displayed, and the optimized parameter for each code is emphasized. In terms of the total number of ones, the new codes provide reductions compared with the SEC-DAEC codes in [8] of up to 22%, showing the optimization ability of our methodology. The reduction in terms of the maximum number of ones in a row is also relevant. Finally, for $k = 1$, our proposals also reduce the number of ones in the matrix compared with the 3-bit burst ECC presented in [17].

As stated above, encoders and decoders have been synthesized twice. In the first run, the tool is configured to optimize area (second part of Table I), and in the second to optimize delay (third part). These settings provide, respectively, the best area and delay that can be achieved. In both cases, area (in $\mu$m$^2$) and delay (in ns) are reported, but the most relevant columns (the optimized parameter for each case) are emphasized in Table I. It can be observed that the area and delay of theencoders for a given block size is similar for most of the codes considered. The same applies for the decoder delay. On the other hand, the area of the decoders is larger for the 3-bit burst codes as they have to identify and correct more patterns. However, in all cases, the proposed codes require less than two times the area of existing SEC-DAEC codes. The results also show that the proposed codes designed to reduce the total number of ones (Figs. 3–5 and 9–11) require less area for the encoder as expected. Conversely, the codes designed to reduce the maximum number of ones in a row (Figs. 6–8 and 12–14) have in most cases lower encoder/decoder delay. Therefore, they should be used to optimize area or delay, respectively.

As a summary, the proposed codes improve previous SEC-DAEC designs by implementing either TAEC or 3-bit burst error correction, and also reduce the number of ones in the parity check matrix. The proposed codes can be efficiently implemented and require only a moderate overhead versus existing SEC-DAEC codes.

### V. Conclusion

In this brief, new SEC-DAEC-TAEC and 3-bit burst error correction codes have been proposed to protect SRAM memories.
from MCUs. The codes presented cover the most common memory word lengths. The new codes complement the recently proposed 3-bit burst error correction code for 16-bit words.

The codes have been synthesized and compared with existing SEC-DAEC codes and the results show that the new codes provide significant reductions in the number of ones, parity check matrix, and maximum number of ones in its rows. Those reductions should translate into lower complexity for the encoder and syndrome computation. The proposed SEC-DAEC-TAEC codes can be implemented with the same number of parity check bits as SEC-DAEC codes while the 3-bit burst error correction codes require only one additional parity check bit. The synthesis results confirm that the proposed codes can be efficiently implemented and introduce only a moderate overhead versus existing SEC-DAEC codes.

The parity check matrices for all the codes are provided in systematic form and can be readily used by designers of systems in which SRAM memories suffer MCUs that affect up to three neighboring bits.

REFERENCES