Table of Contents

1. SCOPE
2. TERMS AND ACRONYMS
3. OVERVIEW
4. INSTALLATION
5. DIRECTORY STRUCTURE
   5.1. Files supplied by the user
   5.2. Files generated by the tool
6. RUNNING THE TOOL
   6.1. Choose Version
   6.2. Setup Some Parameters
   6.3. Load the Test Bench of the DUT in the simulator
   6.4. Gather the information about the design
   6.5. Select the wires that will be upset
   6.6. Others Functionalities
   6.7. Run a simulation introducing the upsets
1. SCOPE

The purpose of this document is to describe how the new release of the Single Event Upsets Simulation Tool (SST) shall be used with the most recent updates and upgrade works.

2. TERMS AND ACRONYMS

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DUT</td>
<td>Design Under Test</td>
</tr>
<tr>
<td>GUI</td>
<td>Graphical User Interface</td>
</tr>
<tr>
<td>SEU</td>
<td>Single Event Upset</td>
</tr>
<tr>
<td>SET</td>
<td>Single Event Transient</td>
</tr>
<tr>
<td>SST</td>
<td>Single Event Upset Simulation Tool</td>
</tr>
</tbody>
</table>

3. OVERVIEW

The SEUs Simulation Tool consists of a set of Perl and Tcl scripts that used in conjunction with a Design Under Test and a Test Bench, allows the user to upset (bit flip) any register or internal signal in a controlled and effective way. The scripts can be invoked using the Graphical User Interface provided with the tool.

The current version of the SST works with Modelsim 6.1b. Any simulator supporting the ‘force’ command could be easily added in the future.

For any comment regarding this document (question, suggestion, mistake detection …), please contact Oscar Ruano at oruano@nebrija.es

4. INSTALLATION

Prior to copying the SST files into your computer, make sure that your system has Perl installed. It can be downloaded for free from: http://www.perl.com/download.csp.

The following two actions have to be performed before running the tool:

- Extract all the SST files into the same directory installation, for example: “C:/SST61”

- The folder in which the scripts are finally placed, should be added both to your path environment variable and to the DOPATH environment variable (Figures 1, 2).
5. DIRECTORY STRUCTURE

a. Files supplied by the user

./HDL testbench_files

b. Files generated by the tool

./SST/control_files
  all_instances.dat, all_wires_parser.log, hierarchy.dat, sst.do,
  SST_perl_package.pm

  ./SST/wire_files
  In this folder we can find all the wire files.
6. RUNNING THE TOOL

To invoke the GUI, type: “do SST_gui.tcl” in the Modelsim command line interface. The following window appears:

![Graphical User Interface main window](image)

6.1. Choose Version

The main idea of this option consists in integrating both versions into the same package:

- Compatible with ModelSim 6.1
- Compatible Modelsim 5.8

This allows the user changing the version depending on the simulator release. In this document, we will only refer to the last update performed around version 6.1. For the version compatible with Modelsim 5.8, please consult the related documents.
6.2. Setup Some Parameters

This window (Figure 5) is used to configure some parameters via GUI that they are needed in order to setup the tool. For instance, you can modify the type of signals filtered by the SST with the “mask” parameter. Another example of this is the smallest time distance between two SEUs or SETs filling the “reference step”.

Figure 5

Figure 6
For more information about these parameters or switches use the following option (Figure 7):

```
# HELP OPTION
# --------------------------------------------
# wire_files_ext
# This variable holds the name of the wire files extension. The type of wire
# is selected using wire_mask. Use a meaningful extension for each type
# of selected wire (i.e., .out if the outputs were selected)
#--------------------------------------------------
# wire_mask
# This variable holds the decimal value of the mask used to select the type
# of wire we are interested in.
# Please update the following binary layout (used to obtain the decimal number
# you need) every time you change the value of the mask.
#--------------------------------------------------
# Mask
# MSB    LSB
# <internal inouts outputs inputs>
# 0  0  1  0
#--------------------------------------------------
# reference_unit
# This variable holds the unit used as a reference for the creation of upsets.
# This reference value will be used when one of the input units of the -t
# switch of the SST_upset_generator script is missing.
# The value of this variable should be the same as the VHDL simulation step
# (resolution of our simulation).
# Forces with a smaller unit will not be allowed.
```

and it will show a brief description for these parameters on the Modelsim Transcript screen (Figure 8):

**TRANSCRIPT WINDOW:**

```
# HELP OPTION
# --------------------------------------------
# wire_files_ext
# This variable holds the name of the wire files extension. The type of wire
# is selected using wire_mask. Use a meaningful extension for each type
# of selected wire (i.e., .out if the outputs were selected)
#--------------------------------------------------
# wire_mask
# This variable holds the decimal value of the mask used to select the type
# of wire we are interested in.
# Please update the following binary layout (used to obtain the decimal number
# you need) every time you change the value of the mask.
#--------------------------------------------------
# Mask
# MSB    LSB
# <internal inouts outputs inputs>
# 0  0  1  0
#--------------------------------------------------
# reference_unit
# This variable holds the unit used as a reference for the creation of upsets.
# This reference value will be used when one of the input units of the -t
# switch of the SST_upset_generator script is missing.
# The value of this variable should be the same as the VHDL simulation step
# (resolution of our simulation).
# Forces with a smaller unit will not be allowed.
```
6.3. **Load the Test Bench of the DUT in the simulator**

Prior to start executing the SST, it is necessary to load the test bench that checks the correct functionality of the DUT into Modelsim 6.1.
6.4. Gather the information about the design

In order to let the SST know about the design to be tested (basically, its hierarchy and the number and type of signals found in each module), the user will have to click in the ‘Tasks/Load Design’ menu button of the GUI (Figure 9).

![Figure 9](image)

It is in this moment when the structure mentioned before (“Files generated by the tool”) is created:

- SST/wire_files
- SST/control_files
6.5. **Select the wires that will be upset**

Once the information about the design has been collected, the selection of the wires that are going to be upset has to be done by clicking in the ‘Configuration/SEU Configuration’ GUI menu button, and filling the entry boxes and check buttons of the interface window. Figure 10 shows the ‘SEU Configuration’ window.

![Figure 10](image)

**Bit Upset.** This option indicates the bit number into a bus signal. If you do not fill it, the upset will be inserted randomly.

**Manual option.** The script just reads ‘all_instances.dat’ and the Input files (which have been edited by the user) and prepares the evaluation of the selected signals at the specified time values. This option excludes the rest of fault injection: ‘Instances Option’ and ‘Number Options’.

**Instances option.** This option is used to set the amount of instances to be selected in all_instances.dat. It has 3 switches:
• Read: The user has selected the instances by manually editing the file *all_instances.dat*. The script will read the file as an input
• Filter: The selection of instances will be done by filtering their names using patterns introduced via the command line interface. The patterns should be “perl-like” regular expressions.
• Number: It is the number of instances to be selected.

**Number option.** These options are used to set the amount of signals that will be evaluated. It has 3 switches:

• Not_fixed: The number of inputs and signals is calculated using a parameter defined in SST_config.tcl
• Filter: The selection of signals will be done by filtering their names using patterns introduced via the command line interface. The patterns should be “perl-like” regular expressions.
• Number: It is the number of signals to be evaluated.

**Time option.** This option is used to schedule the evaluation process. Given a starting time value (zero if omitted) and a simulation window, the script will randomly set a time value between the specified limits, for each forced signal.

Respect to the other tree options (Checkpoint, Restore, Comparison), they are functionalities that have been upgraded to add the simulation options from the SST. The multiple combinations of these options with the injection campaigns show a widely range of utilities for the designer.

In the next pages, we will show some examples of these operations.
Save a simulation without SEUs or SETs: GOLDEN SIMULATION

```bash
#Macro generated by SST_upset_generator.pl
onbreak {abort 1}
echo {Starting GOLDEN simulation...}
restart -f
run @1000ns
set var [list compare.wlf restore.wlf]
set file_name_compare [join "test1 compare.wlf" _ ]
set file_name_restore [join "test1 restore.wlf" _ ]
checkpoint $file_name_restore
dataset save sim $file_name_compare
status
This golden simulation record 1000 ns for example to make a comparison later
```
Restore a previous saved simulation, ready to inject SEUs or simply run more cycles

SST.DO

#Macro generated by SST_upset_generator.pl
onbreak {abort 1}
echo {Reloaded a Simulation from Initial State...}
vsim -restore $file_name_restore
status
Inject SEUs from a previous RESTORED simulation: MANUAL

Times for SEUs are relative to the initial state. For instance, 1000 reg6 and 2000 reg4 ns respect to the simulation restored, represent a SEU in 2000ns for reg6 and 3000 ns for reg4 in absolute times.

Correct the Transcript message:
```
/firtb/dut/reg(6) # 01110001
# 01110101
# forcing /firtb/dut/reg(6) to 01110101 @ 1000ns -> 2000ns
# /firtb/dut/reg(4) # 11110001
# 11110101
# forcing /firtb/dut/reg(4) to 11110101 @ 2000ns -> 3000ns
```

Modified: all times are absolutes respect the current state !!!!
force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
run -all
Inject SEUs from a RESTORED simulation: RANDOM

<table>
<thead>
<tr>
<th>Force</th>
<th>Name</th>
<th>@Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>reg(1)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg(2)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg(3)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg(4)</td>
<td>0ns</td>
</tr>
<tr>
<td>Yes</td>
<td>reg(5)</td>
<td>3.125us</td>
</tr>
<tr>
<td>No</td>
<td>reg(6)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg(7)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg(8)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(1)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(2)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(3)</td>
<td>0ns</td>
</tr>
<tr>
<td>Yes</td>
<td>reg_next(5)</td>
<td>3.03us</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(6)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(7)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_next(8)</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_salida</td>
<td>0ns</td>
</tr>
<tr>
<td>No</td>
<td>reg_salida_next</td>
<td>0ns</td>
</tr>
</tbody>
</table>

SST.DO

#Macro generated by SST_upset_generator.pl
onbreak {abort 1}
echo {Reloaded a Simulation from Initial State...}
noview wave
vsim -restore $file_name_restore
#2 wires forced
onbreak {abort 1}
echo {Starting SEU simulation...}
set runningtime [getactivecursortime]
regsub " ns" $runningtime " sample
if {$sample > 3030} {
echo {ERROR: SEU is inserted in a past time: 3030
} else {
set run [expr 3030 - $sample]
run $run ns
# define signal path
set wire /firtb/dut/reg_next(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl
$wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
echo Forcing $wire: $wire_checked_val to
$wire_upset_val @ 3030ns
force -deposit $wire $wire_upset_val
} else {
echo Unable to upset $wire. Undef value.
}
}
set runningtime [getactivecursortime]
regsub " ns" $runningtime " sample
if {$sample > 3125} {
echo {ERROR: SEU is inserted in a past time: 3125
} else {
# 3125 $sample
set run [expr 3125 - $sample]
run $run ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
SEUs in the same slots of time
Yes  reg_next(5) 4us 4us
Both SEUs are considered like one

set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_check_val $bit_in_m]
if {$wire_upset_val !~ "undefined"} {
  echo Forcing $wire: $wire_check_val to $wire_upset_val @ 3125ns
  force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}

SST.DO
#Macro generated by SST_upset_generator.pl
onbreak {abort 1}
echo (Reloaded a Simulation from Initial State...)
noview wave
vsim -restore $file_name_restore
#2 wires forced
onbreak {abort 1}
echo (Starting SEU simulation...)
set runtime [getactivecursorsampletime]
regsub " ns" $runtime "ns" sample
if ($sample > 4000) {
  echo {ERROR: SEU is inserted in a past time: 4000ns}
} else {
  # 4000 $sample
  set run [expr 4000 - $sample]
  run $run ns
  # define signal path
  set wire /firtb/dut/reg_next(5)
  # examine current value
  set wire_check_val [exa $wire]
  # flip one bit of the wire
  set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_check_val $bit_in_m]
  if {$wire_upset_val !~ "undefined"} {
    echo Forcing $wire: $wire_check_val to $wire_upset_val @ 4000ns
    force -deposit $wire $wire_upset_val
  } else {
    echo Unable to upset $wire. Undef value.
  }
  # define signal path
  set wire /firtb/dut/reg_next(5)
  # examine current value
  set wire_check_val [exa $wire]
  # flip one bit of the wire
  set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_check_val $bit_in_m]
  if {$wire_upset_val !~ "undefined"} {
    echo Forcing $wire: $wire_check_val to $wire_upset_val @ 4000ns
    force -deposit $wire $wire_upset_val
  } else {
    echo Unable to upset $wire. Undef value.
  }
  run -all
  status
Inject SEUs from an initial state and save the simulation

**SST.DO**

```
#Macro generated by SST_upset_generator.pl
#6 wires forced

onbreak {abort 1}

echo (Starting SEU simulation plus checkpoint...)
noview wave

add wave sim:$signals

run 1120 ns

# define signal path
set wire /firtb/dut/reg_salida

# examine current value
set wire_checked_val [exa $wire]

# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val != "undefined"} {
    echo Forcing $wire to $wire_upset_val @ 2180ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}

run 105 ns

# define signal path
set wire /firtb/dut/reg_salida

# examine current value
set wire_checked_val [exa $wire]

# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val != "undefined"} {
    echo Forcing $wire to $wire_upset_val @ 2285ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}

run 295 ns

# define signal path
set wire /firtb/dut/reg_salida

# examine current value
set wire_checked_val [exa $wire]

# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val != "undefined"} {
    echo Forcing $wire to $wire_upset_val @ 2580ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}

run 15 ns

# define signal path
set wire /firtb/dut/reg_salida

# examine current value
set wire_checked_val [exa $wire]

# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val != "undefined"} {
    echo Forcing $wire to $wire_upset_val @ 2595ns
```

(continued on next page)
force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}

run 75 ns
# define signal path
set wire /firtb/dut/reg_salida_next
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
  echo Forcing $wire to $wire_upset_val @ 2670ns
  force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}

run 300 ns
# define signal path
set wire /firtb/dut/reg_salida_next
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
  echo Forcing $wire to $wire_upset_val @ 2970ns
  force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}

if {$time_checkpoint == 0} {
  set var [list compare.wlf restore.wlf]
  set file_name_compare [join "$file_name_checkpoint compare.wlf" _ ]
  set file_name_restore [join "$file_name_checkpoint restore.wlf" _ ]
  checkpoint $file_name_restore
dataset save sim $file_name_compare
  status
} else {run @$time_checkpoint$t_u
  set var [list compare.wlf restore.wlf]
  set file_name_compare [join "$file_name_checkpoint compare.wlf" _ ]
  set file_name_restore [join "$file_name_checkpoint restore.wlf" _ ]
  checkpoint $file_name_restore
dataset save sim $file_name_compare
  status}
Fault-Injection Campaign at unreachable past time

```
# Macro generated by SST_upset_generator.pl
#2 wires forced

onbreak {abort 1}
echo {Starting SEU simulation plus checkpoint...}
noview wave
add wave sim:$signals
echo {ERROR: SEU is inserted in a past time}
```
Comparison

SST.DO

#Macro generated by SST_upset_generator.pl
onbreak {abort 1}
echo {Comparing...}
dataset open oscar_compare.wlf
regsub "*.wlf" oscar_compare.wlf "" sample
compare start -hide $sample sim
compare add -r $sample:/firtb/dut/*
compare run
compare info -all -primaryonly -signals -secondaryonly -summary -write xxx 20 50
status
## Fault-Injection Campaign + Compare

### SST.DO

# Macro generated by SST_upset_generator.pl

```
#2 wires forced
onbreak {abort 1}
echo {Starting SEU simulation...}
run 4015 ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
  echo Forcing $wire: $wire_checked_val  to $wire_upset_val @ 4015ns
  force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}
run 70 ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
  echo Forcing $wire: $wire_checked_val  to $wire_upset_val @ 4085ns
  force -deposit $wire $wire_upset_val
} else {
  echo Unable to upset $wire. Undef value.
}
echo {Comparing...}
dataset open reference_compare.wlf
regsub "." reference_compare.wlf "" sample
compare start -hide $sample sim
compare add -r $sample:/firtb/dut/*
compare run
compare info -write {log.txt}
status
```

### Sample Report: LOG.TXT

```
Total signals compared = 8
Total primary differences = 10
Total secondary differences = 12
Number of primary signals with differences = 9
Diff number 1, From time 4015 ns delta 2 to time 4050 ns delta 2.
  reference_compare:/firtb/dut/reg = {01010010 01100000 01110100 10000111 11110111 00010110 01001000 10101111}
sim:/firtb/dut/reg = {01010010 01100000 01110100 10000111 11110111 00010110 01001000 10101111}
Diff number 2, From time 4015 ns delta 2 to time 4050 ns delta 2.
  reference_compare:/firtb/dut/reg(5) = 11110001
  sim:/firtb/dut/reg(5) = 11010001
Diff number 3, From time 4015 ns delta 2 to time 4050 ns delta 2.
  reference_compare:/firtb/dut/reg(5)(5) = 1
  sim:/firtb/dut/reg(5)(5) = 0
Diff number 4, From time 4015 ns delta 2 to time 4050 ns delta 2.
```
reference_compare:/firtb/dut/reg_salida_next = 0001000111
sim:/firtb/dut/reg_salida_next = 0001000111
Diff number 5, From time 4015 ns delta 2 to time 4050 ns delta 2.
reference_compare:/firtb/dut/reg_salida_next(5) = 1
sim:/firtb/dut/reg_salida_next(5) = 0
Diff number 6, From time 4015 ns delta 2 to time 4050 ns delta 2.
reference_compare:/firtb/dut/reg_next = {10010011 0101000 01100000 01110100 10000011 11110001 0001011 0
Comparing...
# reference_compare.wlf opened as dataset
"reference_compare"
# Created 8 comparisons.
# Computing waveform differences from time 0 ns to 1919735 ns
# Found 684 differences.
LOG.TXT
Total signals compared = 8
Total primary differences = 156
Total secondary differences = 150
Number of primary signals with differences = 32
Diff number 1, From time 89965 ns delta 2 to time 90050 ns delta 2.
reference_compare:/firtb/dut/reg = {10111010 111000 11111011 00000011 1001000 00101000 11100110 100111 10}
SST.DO
# Macro generated by SST_upset_generator.pl
#10 wires forced
onbreak {abort 1}
echo (Starting SEU simulation...)
run 47485 ns
# define signal path
set wire /firtb/dut/reg(1)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
    echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 47485ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
run 376645 ns
# define signal path
set wire /firtb/dut/reg(1)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
    echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 424130ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
run 131960 ns
# define signal path
set wire /firtb/dut/reg_next(1)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
    echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 556090ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
run 592895 ns
# define signal path
set wire /firtb/dut/reg(1)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]
if {$wire_upset_val != "undefined"} {
    echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 841180ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
Simulación:

Fírdb/dut/reg = (10111000 11100011 11011110 00000011 10010000 00101000 11100110 10011000)

**Diff número 2**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg(1) = 10111010

Simulación:/firtb/dut/reg = (11100011 11011110 00000011 10010000 00101000)

**Diff número 3**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg(1)(1) = 1

Simulación:/firtb/dut/reg(1) = 00101000

**Diff número 4**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next = 11011001010

Simulación:/firtb/dut/reg_salida_next = 11011010000

**Diff número 5**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(9)(9) = 1

Simulación:/firtb/dut/reg_salida_next = 00000011 10010000 00101000 11100110

**Diff número 6**, de tiempo 89965 ns a tiempo 90250 ns delta 2.

reference_compare:/firtb/dut/reg = (00010000 01100100 11100110 00000011 10010000 00101000 11100110 10011000)

Simulación:/firtb/dut/reg = (10111000 11100011 11011110 00000011 10010000 00101000 11100110 10011000)

**Diff número 7**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg_next(2) = 11100011 11011010 00000011 10010000 00101000 11100110

Simulación:/firtb/dut/reg_next = (00010000 01100100 11100110 00000011 10010000 00101000 11100110 10011000)

**Diff número 8**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg_next(2)(1) = 1

Simulación:/firtb/dut/reg_next(2)(1) = 0

**Diff número 9**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg_salida = 11011000100

Simulación:/firtb/dut/reg_salida = 11011000000

**Diff número 10**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg = (01110001 10111010 11100110 00000011 10010000 00101000 11100110 10011000)

Simulación:/firtb/dut/reg = (10111000 11100011 11011110 00000011 10010000 00101000 11100110 10011000)

**Diff número 11**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next = 11011001000

Simulación:/firtb/dut/reg_salida_next = 11011001000

**Diff número 12**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg = 10111000

Simulación:/firtb/dut/reg = 10111010

**Diff número 13**, de tiempo 89965 ns a tiempo 90050 ns delta 2.

reference_compare:/firtb/dut/reg(2) = 10111000

Simulación:/firtb/dut/reg(2) = 10111010

**Diff número 14**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg_salida(9)(9) = 1

Simulación:/firtb/dut/reg_salida(9) = 0

**Diff número 15**, de tiempo 89965 ns a tiempo 90150 ns delta 2.

reference_compare:/firtb/dut/reg_next(3)(3) = 11011100

Simulación:/firtb/dut/reg_next(3)(3) = 10111100

**Diff número 16**, de tiempo 89965 ns a tiempo 90150 ns delta 2.
reference_compare:/firtb/dut/reg_salida_next = 11110011110
sim:/firtb/dut/reg_salida_next = 11110011110
Diff number 17, From time 90050 ns delta 2 to time 90150 ns delta 2.

reference_compare:/firtb/dut/reg_next(3)(1) = 1
sim:/firtb/dut/reg_next(3)(1) = 0
Diff number 18, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida = 11110011110
sim:/firtb/dut/reg_salida = 11110011100
Diff number 19, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg = {10001000 01110010 10111010 11100011 11101110 00000011 10010000 00101000}
sim:/firtb/dut/reg = {10001000 01110010 10111010 11100011 11101110 00000011 10010000 00101000}
Diff number 20, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg(3) = 10111010
sim:/firtb/dut/reg(3) = 10111010
Diff number 21, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg(3)(1) = 1
sim:/firtb/dut/reg(3)(1) = 0
Diff number 22, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_next = (10001000 01110010 10111010 11100011 11101110 00000011 10010000 00101000)
sim:/firtb/dut/reg_next = (10001000 01110010 10111010 11100011 11101110 00000011 10010000 00101000)
Diff number 23, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_next(4) = 10111010
sim:/firtb/dut/reg_next(4) = 10111010
Diff number 24, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next = 11110011110
sim:/firtb/dut/reg_salida_next = 11110011110
Diff number 25, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(4) = 1
sim:/firtb/dut/reg_salida_next(4) = 0
Diff number 26, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(6) = 0
sim:/firtb/dut/reg_salida_next(6) = 1
Diff number 27, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(7) = 0
sim:/firtb/dut/reg_salida_next(7) = 1
Diff number 28, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(8) = 0
sim:/firtb/dut/reg_salida_next(8) = 1
Diff number 29, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_salida_next(9) = 0
sim:/firtb/dut/reg_salida_next(9) = 1
Diff number 30, From time 90150 ns delta 2 to time 90250 ns delta 2.

reference_compare:/firtb/dut/reg_next(4)(1) = 1
sim:/firtb/dut/reg_next(4)(1) = 0
Diff number 31, From time 90150 ns delta 2 to time 90250 ns delta 2.
<table>
<thead>
<tr>
<th>Diff number</th>
<th>From time 90250 ns delta 2 to time 90350 ns delta 2.</th>
</tr>
</thead>
<tbody>
<tr>
<td>reference_compare:/firtb/dut/reg_salida = 11101000000</td>
<td></td>
</tr>
<tr>
<td>sim:/firtb/dut/reg_salida = 11100111110</td>
<td></td>
</tr>
<tr>
<td>Diff number 33, From time 90250 ns delta 2 to time 90350 ns delta 2.</td>
<td></td>
</tr>
<tr>
<td>reference_compare:/firtb/dut/reg_salida(5) = 0</td>
<td></td>
</tr>
<tr>
<td>sim:/firtb/dut/reg_salida(5) = 1</td>
<td></td>
</tr>
<tr>
<td>Diff number 34, From time 90250 ns delta 2 to time 90350 ns delta 2.</td>
<td></td>
</tr>
<tr>
<td>reference_compare:/firtb/dut/reg_salida(9) = 0</td>
<td></td>
</tr>
<tr>
<td>sim:/firtb/dut/reg_salida(9) = 1</td>
<td></td>
</tr>
<tr>
<td>Diff number 35, From time 90250 ns delta 2 to time 90350 ns delta 2.</td>
<td></td>
</tr>
<tr>
<td>reference_compare:/firtb/dut/reg = {11000011 \ 100010 \ 00 \ 01110010 \ 10111010 \ 11100011 \ 11101110 \ 00000011 \ 10010000}</td>
<td></td>
</tr>
<tr>
<td>sim:/firtb/dut/reg = {11000011 \ 10001000 \ 01110010 \ 10111000 \ 11100011 \ 11101110 \ 00000011 \ 10010000}</td>
<td></td>
</tr>
<tr>
<td>Diff number 36, From time 90250 ns delta 2 to time 90350 ns delta 2.</td>
<td></td>
</tr>
<tr>
<td>reference_compare:/firtb/dut/reg(4) = 10111010</td>
<td></td>
</tr>
<tr>
<td>sim:/firtb/dut/reg(4) = 10111000</td>
<td></td>
</tr>
<tr>
<td>Diff number 37, From time 90250 ns delta 2 to time 90350 ns delta 2.</td>
<td></td>
</tr>
</tbody>
</table>
# Macro generated by SST_upset_generator.pl

onbreak {abort 1}

echo (Reloaded a Simulation from Initial State...)

noview wave

vsim -restore $file_name_restore

#6 wires forced

onbreak {abort 1}

echo (Starting SEU simulation...)

set runningtime [getactivecursortime]

regsub " ns" $runningtime " sample

puts "traza $sample"

if {$sample > 2000280} {

puts "ERROR: SEU is being inserted at past time:

SEU 2000280 vs NOW

$runningtime"
} else {

# 2000280 $sample

set run [expr 2000280 - $sample]

run $run ns

# define signal path

set wire /firtb/dut/reg(5)

# examine current value

set wire_checked_val [exa $wire]

# flip one bit of the wire

set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val == "undefined"} {

echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 2000280ns

force -deposit $wire $wire_upset_val

} else {

echo Unable to upset $wire. Undef value.

}

set runningtime [getactivecursortime]

regsub " ns" $runningtime " sample

puts "traza $sample"

if {$sample > 2001230} {

puts "ERROR: SEU is being inserted at past time:

SEU 2001230 vs NOW

$runningtime"
} else {

# 2001230 $sample

set run [expr 2001230 - $sample]

run $run ns

# define signal path

set wire /firtb/dut/reg(5)

# examine current value

set wire_checked_val [exa $wire]

# flip one bit of the wire

set wire_upset_val [exec perl -S SST_bit_flip.pl $wire_checked_val $bit_in_m]

if {$wire_upset_val == "undefined"} {

echo Forcing $wire: $wire_checked_val to $wire_upset_val @ 2001230ns

force -deposit $wire $wire_upset_val

} else {

echo Unable to upset $wire. Undef value.

}
set runningtime [getactivecursorsource]
regsub " ns" $runningtime " sample
puts "trace $sample"
if ($sample > 2001295) {
puts "ERROR: SEU is being inserted at past
time:
SEU 2001295 vs NOW
$runningtime"
} else {
# 2001295 $sample
set run [expr 2001295 - $sample]
run $run ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl
$wire_checked_val $bit_in_m]
if ($wire_upset_val != "undefined") {
    echo Forcing Wire: $wire_checked_val to
$wire_upset_val @ 2001295ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset Wire: Undef value.
}

set runningtime [getactivecursorsource]
regsub " ns" $runningtime " sample
puts "trace $sample"
if ($sample > 2001425) {
puts "ERROR: SEU is being inserted at past
time:
SEU 2001425 vs NOW
$runningtime"
} else {
# 2001425 $sample
set run [expr 2001425 - $sample]
run $run ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl
$wire_checked_val $bit_in_m]
if ($wire_upset_val != "undefined") {
    echo Forcing Wire: $wire_checked_val to
$wire_upset_val @ 2001425ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset Wire: Undef value.
}

set runningtime [getactivecursorsource]
regsub " ns" $runningtime " sample
puts "trace $sample"
if ($sample > 2001945) {
puts "ERROR: SEU is being inserted at past
time:
SEU 2001945 vs NOW
$runningtime"
} else {
# 2001945 $sample
set run [expr 2001945 - $sample]
run $run ns

run Srun ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire_checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl
$wire_checked_val $bit_in_m]
if ($wire_upset_val != "undefined") {
    echo Forcing Wire: $wire_checked_val to
$wire_upset_val @ 2001945ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset Wire: Undef value.
}

set runningtime [getactivecursorsource]
regsub " ns" $runningtime " sample
puts "trace $sample"
if ($sample > 2001945) {
puts "ERROR: SEU is being inserted at past
time:
SEU 2001945 vs NOW
$runningtime"
} else {
# 2001945 $sample
set run [expr 2001945 - $sample]
run Srun ns

run Srun ns
# define signal path
set wire /firtb/dut/reg(5)
# examine current value
set wire.Checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire.Checked_val $bit_in_m]
if {($wire_upset_val != "undefined")} {
    echo Forcing $wire: $wire.Checked_val to $wire_upset_val @ 2001945ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}

set runningtime [getactivecursortime]
regsub " ns" $runningtime " sample
puts "traza $sample"
if {($sample > 2002785)} {
    puts "ERROR: SEU is being inserted at past time:"
    SEU 2002785 vs NOW $runningtime"
} else {
    # 2002785 $sample
    set run [expr 2002785 - $sample]
    run $run ns
# define signal path
set wire /firtb/dut/reg_next(5)
# examine current value
set wire.Checked_val [exa $wire]
# flip one bit of the wire
set wire_upset_val [exec perl -S SST_bit_flip.pl $wire.Checked_val $bit_in_m]
if {($wire_upset_val != "undefined")} {
    echo Forcing $wire: $wire.Checked_val to $wire_upset_val @ 2002785ns
    force -deposit $wire $wire_upset_val
} else {
    echo Unable to upset $wire. Undef value.
}
}

echo {Comparing...}
dataset open $file_name_gold
regsub ".wlf" $file_name_gold " sample
compare start -hide $sample sim
compare add -r $sample:/firtb/dut/*
compare run
compare info -write $file_name_summary
status